PSBUT0870E PCB (%3%) %8, paired logical child segment %8 intersection data length mismatch